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Abstract—Decoupling capacitors (decaps) are a popular means
for reducing power-supply noise in integrated circuits. Since the
decaps are usually inserted in the whitespace of the device layer,
decap management during the ﬂoorplanning stage is desirable.
However, a well-known existing work only allows the blocks to uti-
lizetheadjacentwhitespace.Inordertoovercomethislimit,wede-
vise the effective-decap-distance model to analyze how functional
blocks are affected by nonneighboring decaps. In addition, we
propose a generalized network-ﬂow-based algorithm to allocate
the whitespace to the blocks and determine the oxide thicknesses
for the decaps to be implemented in the whitespace. Experimental
results show that our decap allocation and sizing methods can
signiﬁcantly reduce decap budget and leakage power with a small
increase in area and wire length when integrated into 2-D and 3-D
ﬂoorplanners.
Index Terms—Decoupling capacitors (decaps), ﬂoorplanning,
power-supply integrity.
I. INTRODUCTION
S
IGNAL integrity is a very important issue in very large-
scale integration technology. Simultaneous switching of
digital-circuit elements can cause considerable IR-drop and
Ldi/dt noise in the power-supply network. This power-supply
noise can cause logic faults. On-chip decoupling capacitors
(decaps) are widely used to mitigate the power-supply-noise
problem. By charging up during the steady state, decaps can
assume the role of the power supply and provide the current
needed during the simultaneous switching of multiple func-
tional blocks.
Postﬂoorplanning or postroute power-supply synthesis can
be applied to generate satisfactory power-supply distribution.
In many cases, however, when the circuit-block locations are
ﬁxed, the constraints such as voltage drop and current density
are so tight that there is no feasible power-network design ca-
pable of keeping power-supply noise within a speciﬁed margin.
Hence,itisimportanttoconsiderpower-supplyplanningduring
the early design stage, where the circuit-block locations can be
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ﬂexibly changed. Since the decaps are usually inserted in the
whitespace of the device layer, decap management during the
ﬂoorplanning stage is desirable. A pioneering work on decap-
aware ﬂoorplanning was proposed by Zhao et al. [1]. However,
a noticeable limitation of this work is that it allows the blocks
to utilize the adjacent whitespace only. Although a majority of
current is provided by neighboring decaps, it is still possible for
a block to draw current from nonneighboring decaps.
The continued reduction of oxide thickness in advanced
nanotechnology signiﬁcantly increases the tunneling current
and leakage power of thin oxide capacitors. This problem
is addressed in the study in [2] by performing wire sizing
of the power/ground network after decap insertion. Another
possible solution for the decap-leakage reduction is to use
thicker oxides [3], since the leakage power of gate-oxide ca-
pacitors is inversely proportional to the thickness of the oxide.
However, thicker oxide reduces capacitance and increases the
area required to implement the decaps. Therefore, a careful
decision has to be made on the area, as well as the oxide
thickness, of the decaps. Although dual-oxide-thickness decaps
may increase manufacturing costs, the beneﬁts include decap-
leakage reduction and decap-area reduction.
The contributions of this paper are as follows.
1) We devise the effective-decap-distance modeling, where
the effectiveness of a decap is dependent on the dis-
tance to the block that accesses it. Our experimental
results show that the decap can be reduced signiﬁcantly
by allowing nonneighboring decap access when used in
ﬂoorplanning.
2) We propose a generalized network-ﬂow approach to ac-
complish two goals: To allocate the whitespace to the
blocks and to determine the oxide thicknesses of the
decaps to be implemented in the whitespace. Our exper-
imental results show that the leakage power caused by
decaps can be reduced signiﬁcantly using our methods.
3) Havingmultipledevicelayerscreatesthepossibilityofal-
lowing circuit modules to access decaps on other layers in
3-DIC.Weshowthattheeffectivedistancemodelandour
decap-allocation/sizingschemesworkveryeffectivelyfor
3-D ﬂoorplanning.
The remainder of this paper is organized as follows.
Section II presents the problem formulation and an overview
of the algorithm. Section III presents the effective distance
modeling. Section IV presents the generalized network-ﬂow-
based decap allocation and sizing method. Section V presents
the application to 3-D ﬂoorplanning. Experimental results are
provided in Section VI, and the conclusions are in Section VII.
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II. PRELIMINARY
A. Problem Formulation
The following are the inputs to the decaps planning and
sizing (DCPS) problem: 1) a set of blocks that represent the
circuit modules; 2) width, height, and maximum switching
currents for each block; 3) a net list that speciﬁes how the
blocks are connected; 4) the oxide thicknesses available for
decap fabrication; 5) the location of the power/ground pins;
6) the power-supply-noise constraint; and 7) decap leakage-
power constraint. The goal of the DCPS problem is to ﬁnd
the following: 1) the location of the blocks and whitespace;
2) assignment of whitespace to blocks; and 3) thickness of
decaps that are to be inserted in the whitespace so that the
power-supply noise and leakage-power constraints are satisﬁed.
The objective is to minimize w1 · A + w2 · W + w3 · D, where
A and W, respectively, denote the total area and wire length
of the ﬂoorplan and D denotes the total amount of decoupling
capacitance required. w1, w2, and w3 are the weights of the
three objectives. If the existing whitespace cannot ﬁll all of
the decap demand, then the ﬂoorplan will be expanded to add
additional whitespace. This area expansion is minimized under
our area objective A.
B. Overview of the Algorithm
Our algorithm consists of two parts: ﬂoorplan optimization
and decap insertion/sizing. Simulated annealing (SA) is a pop-
ular approach for ﬂoorplan optimization due to its high-quality
solutions and ﬂexibility in handling various constraints. We
use sequence pair and its perturbation scheme [4] to represent
and optimize our 2-D ﬂoorplans. In order to evaluate a can-
didate ﬂoorplanning solution, we use the following metrics:
1) area/wire length—the location of blocks is determined, and
the area and wire length are computed—and 2) decap budget.
First, we perform simultaneous switching noise (SSN) analysis
to compute the noise level for each block. Then, the amount of
decap needed for each block is computed based on its noise so
that the overall SSN constraint is satisﬁed. Upon the completion
of the ﬂoorplanning optimization, we perform the actual decap
insertion and sizing on the ﬁnal ﬂoorplan as follows.
1) The existing whitespace in the ﬂoorplan is detected.
2) A generalized network-ﬂow graph is constructed. Solving
the generalized ﬂow network allocates whitespace for
decap and assigns oxide thicknesses to the decaps.
3) If not all of the decap budgets of the blocks are ﬁlled, then
area expansion is performed on the ﬂoorplan to add extra
whitespace.
4) Go back to step 2) if the decap demands and leakage
constraints of all of the blocks are not satisﬁed.
Note that the decap-insertion/sizing and ﬂoorplan-expansion
step may be repeated several times until the noise/leakage
constraints are met.
C. Existing Works
Recent works on decap-aware ﬂoorplanning for 2-D circuits
include [1], [5]–[11]. Some existing ﬂoorplanning works on
Fig. 1. Two-dimensional-mesh-based P/G network model. Dominant paths
for each module are shown in solid lines.
3-D circuits include [12]–[14]. A pioneering work on decap-
aware ﬂoorplanning for 2-D circuits is presented by Zhao et al.
[1]. The authors proposed two algorithms, where the ﬁrst one
considers the decap placement as a postﬂoorplan step, while the
second one considers the decap placement as an integral part
of ﬂoorplanning, i.e., decap-aware ﬂoorplanning. In both cases,
the objective is to minimize the ﬂoorplan area while suppress-
ingthepower-supplynoisebelowthespeciﬁedlimit.Astraight-
forward extension of this paper to 3-D by treating each layer
separately would not take full advantage presented by the 3-D
environment. For example, utilizing only the decaps adjacent to
the blocks would limit interlayer access. Although a majority
of current is provided by neighboring decaps, it is still possible
for a block to draw current from nonneighboring decaps. We
overcome this limitation by formulating effective decap dis-
tance, where the effectiveness of a decap is dependent on the
distance to the block that accesses it. Our experimental results
show that the area overhead induced by decap implementation
can be reduced signiﬁcantly by allowing nonneighboring-decap
access. LP-based decap-to-block allocation is performed in the
study in [1]. Instead, we propose a generalized network-ﬂow-
based approach, where a ﬂow-approximation method is utilized
to accelerate the decap-allocation step.
III. EFFECTIVE DISTANCE MODELING
A. Power-Supply-Noise Modeling
Weusethemethodpresentedin[1]tocalculatepower-supply
noise. A brief summary of their method is given here. A uni-
form RC-mesh is used to model the P/G network, as illustrated
in Fig. 1. The edges in the mesh have resistive impedances.1
The mesh contains power-supply and connection points. The
connection points consume currents. The current is drawn from
all the sources by the consumers, and the amount of current
drawn along a path is inversely proportional to the impedance
of the path in the power-supply mesh. The dominant supply for
a block is deﬁned as the voltage source supplying signiﬁcantly
more power to the block than any other neighboring sources.
The dominant paths for a block are the paths from the dominant
1Note that we do not model inductive components in our mesh. This is due
to the fact that ﬂoorplan optimization under time-varying current proﬁle is a
very complex problem, if not impossible. Instead, our optimization is targeting
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supply to the block carrying most of the current. It has been
shown experimentally in [1] that the shortest paths between the
dominant supply (nearest Vdd pins) and the block offers highly
accurate SSN estimation within reasonable runtime. Let Pk be
a dominant current path for block k. Then, Tk = {Pj : Pj ∩
Pk  = ∅} denotes the set of all other dominating paths overlap-
pingwithPk (Tk includesPk itself).LetPjk betheoverlapping
segments between path Pj and Pk.L e tRPjk denote the resis-
tance of Pjk. After the current paths and their values have been
determined for all blocks, the SSN for B(k) is given by
V
(k)
noise =

Pj∈T k
ij · RPjk (1)
where ij is the current in the path Pj, which is the sum of all
currents through this path to various consumers. The weight of
ij is the resistive components of the path.
In the worse case, a module would draw all of its switching
current from its decap. Let Q(k) =
 ts
0 I(k)(t) · dt denote
the maximum charge drawn from the power supply by block
B(k), where I(k)(t) is the current demand and ts is the
switching period. A greedy way to calculate decap budget is
C(k) = Q(k)/Vtol, k = {1,2,...,M}, where Vtol is the noise
tolerance of the block and M is the total number of blocks.
It has been shown in [1] that this signiﬁcantly overestimates
the amount of decap needed. Instead, the decap budget is
calculated as follows:
Θ(k) = max

1,
V
(k)
noise
Vtol

,k = {1,2,...,M} (2)
C(k) =

1 − 1/Θ(k)
Q(k)
Vtol
,k = {1,2,...,M}. (3)
This base decap budget is for the case where there is no
resistance between a block and its decap. If m denotes the
number of blocks, this p × q-mesh-based decap analysis
takes O(mpq), where most of the time is spent on shortest
path analysis. Note that it is possible to perform this decap
analysis incrementally, where only the affected blocks and
their dominant paths are updated from the SA-based ﬂoorplan
perturbation. The worst case complexity still remains at
O(mpq), but the runtime can be signiﬁcantly reduced if the
perturbation causes minor change in the ﬂoorplan.
B. Decap Modeling With Effective Distance
The decap budget calculated using the method from [1] is
only valid when decaps are adjacent blocks. This may result
in unnecessary ﬂoorplan-area expansion due to being unable
to utilize some of the existing whitespace due to the adja-
cency restriction. We introduce the concept of effective distance
to overcome this limitation and to make use of nonadjacent
whitespace for decap allocation. A decap placed far away from
a block is less effective at reducing noise.
Deﬁnition 1: Effective distance γeﬀ(Rc) is the amount of
decap needed when the resistance between the decap and the
block is Rc, due to distance, to get the same noise reduction as
a unit of decap adjacent to the block.
Fig. 2. (a) Circuit used for effective distance formulation. (b) Switching
current of the block.
Fig. 3. Voltage of the circuit module V (t) and the voltage of the capacitor
Vc during switching. Vdd is the voltage of the power pin. Vtol is the maximum
noise the block can handle. Vnoise is the SSN.
The circuit shown in Fig. 2 was analyzed to ﬁnd a relation-
ship between the distance and the amount of decap needed by a
block. In the circuit, Vdd represents the power pin, C represents
the decap, and I represents the current demand of the block.
Rd and Rc represent the resistances of the block to the power
pin and to the decap, which depend on distance. We assume
that the block draws Ih current during a switching interval of
ts time and negligible current when not switching. The voltage
supplied to the block during switching is
V (t)=Vdd − Vnoise + Vnoise
Rd
Rc + Rd
· e
−t
(Rc+Rd)C (4)
whereVnoise = Rd · Ih (seeFig.3).Thisequationcanbesolved
for C to ﬁnd the amount of decap needed by the block
C =
−ts
(Rc + Rd)

ln
(VnoiseVtol)
Vnoise +l nRc+Rd
Rd
. (5)
This equation only holds when Vnoise >V tol and Rc <R max,
where
Rmax =
Rd · Vtol
Vnoise − Vtol
. (6)
The ﬁrst condition is obvious since no decap would be needed
if the noise were less than the tolerance. The second condi-
tion speciﬁes the maximum resistance between a block and2026 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 26, NO. 11, NOVEMBER 2007
Fig. 4. SPICE modeling on decap requirement as a function of resistance
Rc, which is normalized with respect to Rmax. Normalized capacitance is
equivalent to γeﬀ.
its decap. Effective distance γeﬀ(Rc) can be deﬁned as the
capacitance needed as a function of resistance divided by the
capacitance needed with no resistance
γeﬀ(Rc)=
C(Rc)
C(0)
=
Rd · ln Vnoise−Vtol
Vnoise
(Rc + Rd)

ln Vnoise−Vtol
Vnoise +l nRc+Rd
Rd
. (7)
To verify the effective distance model, resistive-power
meshes were simulated in HSPICE. A block and a decap were
inserted into the simulated power mesh. The location of the
decap with respect to the block was varied, and the amount of
capacitance needed tosuppress thenoise was found foreach de-
cap location. Fig. 4 compares the effective distance model with
the HSPICE simulations.The model slightlyunderestimates the
amount of decap needed when the resistance between the block
and the decap approaches Rmax. To simplify effective distance
calculations during decap allocation, a linear approximation
of effective distance is used. In the linear approximation, the
furthest that a block could access a decap is 0.7 Rmax, where
50% extra decap would be needed.
Let D(k) be the set of whitespace close enough to block B(k)
toprovidesomedecap.ThedecapthatisallocatedtoblockB(k)
must satisfy
D(k) 
j
C(j,k)
γeﬀ(Rj,k)
≥ C(k) (8)
where C(j,k) is the amount of decap allocated from whitespace
j to block B(k), and Rj,k is the resistance between whitespace
j and block B(k). This constraint ensures that the actual de-
cap allocation, which may include nonadjacent decap access,
provides at least as much noise reduction that adjacent decap
allocation with the decap budget from (3) would.
IV. DECAP ALLOCATION AND SIZING ALGORITHMS
A. Whitespace-Detection Algorithm
The whitespace present in a ﬂoorplan can be used to fabricate
decap. If the existing whitespace is insufﬁcient or unreachable
by modules needing decap, then whitespace insertion through
ﬂoorplan expansion may be necessary. Hence, detection of all
existing whitespace in a ﬂoorplan is highly desirable. This can
be done by drawing a grid on the ﬂoorplan and marking the
grid cells that are covered by blocks. The grid cells that remain
unmarked are detected as whitespace. If the grid is too coarse,
the sizes and locations of the whitespaces will be inaccurate. In
order to get the exact locations and sizes of the whitespaces, we
use a nonuniform grid, as shown in Fig. 5(b). Vertical grid lines
are drawn at the left and right edges of each block. Horizontal
grid lines are drawn at the top and bottom edges of each block.
If there are n blocks, there can be up to 2n vertical and 2n
horizontal grid lines. The maximum number of grid cells is
(2n − 1)2 =4 n2 − 4n +1 , making this whitespace detection
algorithm O(n2).
As shown in Fig. 5(c), many of the whitespaces in the
ﬂoorplan are detected in small pieces rather than as a single
large whitespace. Having too many whitespaces can slow down
the decap-allocation algorithm. Therefore, whitespace merging
is performed after whitespace detection to decrease the num-
ber of whitespaces. The ﬁrst step of the whitespace-merging
processistotraversethegridhorizontallyandcombineadjacent
whitespace cells together. The next step of the whitespace-
mergingprocessistotraversethegridvertically.Forthevertical
traversal, the width of adjacent whitespaces must match before
being allowed to merge.
If sufﬁcient decap cannot be allocated from the existing
whitespace to suppress the SSN, then more whitespace is added
by expanding the ﬂoorplan in the X and Y directions, as
illustrated in Fig. 6.2
B. Decap Allocation and Sizing Algorithm
We model the decap allocation and sizing problem with gen-
eralized network ﬂow. Generalized network ﬂow generalizes
traditional network ﬂow by adding a gain factor γ(e) > 0 for
each edge e. For each unit of ﬂow that enters the edge, γ(e)
units must exit (see Fig. 7). For the traditional network ﬂows,
the gain factor is one. Capacity and node-conservation con-
straints are satisﬁed by the generalized networks, as in the tra-
ditional network ﬂows. Generalized min-cost network ﬂow can
model the decap-allocation problem with dual-oxide-thickness
capacitors and effective distance. Generalized network ﬂow
is a well-studied problem, but elegant exact and approximate
algorithms have only been proposed recently [17], [18].
An example ﬂow network for decap allocation is shown in
Fig. 8. The nodes on the right represent the blocks. The capac-
ities of the edges connecting to the sink are the decap demands
2We note that it is possible to slide the block x in Fig. 6(a) to the right to
readjust the whitespace. This so-called whitespace redistribution in ﬂoorplan-
ning has been used for wire-length minimization [15] and buffer insertion [16].
The investigation of this method for decap optimization is beyond the scope of
this paper.WONG et al.: DECOUPLING-CAPACITOR PLANNING AND SIZING FOR NOISE AND LEAKAGE REDUCTION 2027
Fig. 5. Whitespace detection and whitespace merging. (a) Starting ﬂoorplan. (b) Nonuniform-grid generation, each grid line corresponds to a boundary of one
of the blocks. (c) Twenty whitespace cells are detected. (d) After horizontal merging, there are 11 whitespace cells. (e) After vertical merging, there are six
whitespace cells.
Fig. 6. Illustration of ﬂoorplan expansion. (a) Initial ﬂoorplanning. (b) X expansion. (c) X−Y expansion, where the darker blocks denote the neighboring
blocks of the decap (= whitespace) inserted.
Fig. 7. Example of a generalized network-ﬂow arc.
of the blocks. The gains of these edges are unity, and the costs
are zero. The nodes on the left represent the whitespace. The
capacities of the edges connecting to the source are the areas
of the whitespace. The costs of these edges are zero, and the
gains are unity. The nodes in the middle represent the oxide
thicknesses. Each whitespace is connected to a thin oxide node
and a thick oxide node. Additional oxide thicknesses can be
considered by adding more oxide nodes. The edges connecting
the whitespace to the oxide nodes have gain factors equal to
the capacitance per unit area of the oxide thicknesses. The
costs of these edges are the leakage per unit area of the oxide
thicknesses, and the capacities of the edges are inﬁnite.
If a circuit module is close enough to draw decap from
a whitespace module, the circuit module is connected to the
two oxide nodes corresponding to that whitespace. They are
connected with an edge of inﬁnite capacity, zero cost, and gain
factor 1/γeﬀ to represent the effectiveness of the whitespace.
Maximizing the ﬂow in this generalized ﬂow network allocates
the maximum possible decap to blocks. Fig. 9 shows an ex-
ample of a ﬂoorplan and its corresponding generalized ﬂow
network. Minimizing the cost in the generalized ﬂow network
minimizes the leakage of the decaps. After the network-ﬂow
graphhasbeensolved,severaldetailsaboutthedecapallocation
can be determined. The proportion of ﬂow that goes through
the thin and thick oxide nodes corresponding to a whitespace
determines the proportion of thin and thick oxide decaps that
are to be fabricated on that whitespace. The total decap leakage
can be calculated by taking the edges between the whitespace
and the oxide nodes and, then, multiplying the ﬂows of the
edges by the costs of the edges. If the ﬂow in the sink edges
are saturated, then the decap demands of all the circuit modules
can be met. If the ﬂow in some of the sink edges are less than
capacity, then there is not enough whitespace to fulﬁll the decap2028 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 26, NO. 11, NOVEMBER 2007
Fig. 8. Generalized ﬂow network for decap allocation. bk1, bk2, and bk3 are blocks needing decap. ws1, ws2, and ws3 are whitespace. (capa = capacity).
Fig. 9. Construction of a generalized ﬂow network for a ﬂoorplan. (a)
Floorplan needing decap. (b) Generalized ﬂow network for decap allocation.
Whitespace and blocks that are adjacent are connected. Block 2 is connected to
whitespace 1 because effective distance allows access (shown in dotted line).
demands of the circuit modules. In this case, the ﬂoorplan must
be expanded for additional whitespace.
Exact generalized min-cost max-ﬂow algorithms are O(n3).
This is too slow for iteration between decap allocation and
whitespace insertion, so we used an approximation algorithm
[18]. This algorithm runs in O( −2 · n2), where   is the error-
bound percentage from the maximum ﬂow, and n is the number
of nodes. Since the amount of ﬂow returned by the approxi-
mation algorithm can be anywhere from (1 −  ) · ﬂowmax to
ﬂowmax, it could underallocate decap. To prevent underal-
location, all of the decap demands are divided by (1 −  ).
For example, if a module had a decap demand of 100 and  
were set to 0.2, then anywhere from 80 to 100 decap would
be allocated by the approximation algorithm for generalized
network ﬂow if there was plenty of whitespace. If the decap
Fig. 10. Two-die 3-D IC with face-to-face bonding.
demand was divided by (1 −  ) to get 125 before sending it
to the generalized network-ﬂow algorithm, then the allocation
would be between 100 and 125. This would satisfy the decap
demand or exceed it by up to  /(1 −  ).
V. A PPLICATION TO 3-D FLOORPLANNING
A. Motivation
Three-dimensional integrated circuits are an emerging tech-
nology with great potential to improve performance and power.
Several different approaches in fabricating 3-D integrated cir-
cuits or 3-D-compatible transistors have been taken [19]–[22].
These vary in terms of the maximum number of device layers
and the maximum density of interconnects between these lay-
ers. The wafer-bonding approach shown in [22], where discrete
wafers are “glued” together using a copper interconnect inter-
face, permits multiple wafers and multiple 3-D interconnects,
overcoming the above limitations (see Fig. 10). The ability to
route signals in the vertical dimension enables distant blocks to
be placed on top of each other. This results in a decrease in the
overall wire length, which translates into less wire delay, less
power, and greater performance.WONG et al.: DECOUPLING-CAPACITOR PLANNING AND SIZING FOR NOISE AND LEAKAGE REDUCTION 2029
Fig. 11. Three-dimensional power-supply network modeling.
In general, the distance between the functional blocks
and power pins in a 3-D design is reduced as compared to
its 2-D counterpart, so we expect that the overall decap cost
(= the area overhead) will be less in 3-D designs. However, the
number of blocks accessing each power pin also increases due
to the vertical interconnects available in 3-D ICs. In addition,
thermal-hotspot problem is generally considered a formidable
challenge in 3-D IC designs. Since the leakage power increases
with the higher temperatures, we may have to give up the area
saving by using decaps with greater area and oxide thickness.
Thus, we believe that an in-depth tradeoff study that involves
these 3-D-speciﬁc issues during 3-D ﬂoorplanning is crucial.
The decap-allocation problem in a 3-D IC has a couple of
additional factors not present in the 2-D case. First, having
multiple device layers creates the possibility of allowing circuit
modules to access decaps on other layers. In this case, our
effective distance model is the perfect means to allow interlayer
nonneighboring decap access. Second, in case the existing
whitespace in a ﬂoorplan is insufﬁcient to supply the needed
decap, the ﬂoorplan needs to be expanded to add additional
whitespace. In 3-D ICs, expanding different layers can have
different effects on the footprint area of the chip. For example,
expanding a small layer might not increase the footprint area
because there is a larger layer. To take advantage of this,
we perform footprint-aware area expansion, which includes
expanding smaller layers more than larger layers.
B. Footprint-Aware Decap Insertion
We extend the existing 2-D sequence-pair scheme [4] to
represent 3-D ﬂoorplans. Speciﬁcally, k sequence pairs are
used to represent the block placements of k device layers. This
representation only encodes relative block positions among the
blocks in the same layer. However, it is straightforward to
determine the interlayer-position relationships of the blocks
by computing the block coordinates. We use a 3-D mesh to
model the P/G network in 3-D ICs, as shown in Fig. 11. An
illustration of our 3-D SSN analysis is shown in Fig. 12. The
dominant current source for block A is s1, which is not located
in the same layer. The dominant (shortest) path p0 carries IA/6
amount of current, where IA denotes the current demand of A.
Fig. 12. Illustration of 3-D SSN calculation.
The block C draws current from s2 and s3 using p1, p2, and p3
(each of these carries IC/3 amount of current). The resistance
of p34, the overlap between p3 and p4, contributes to the SSN
at B and C.
Our footprint-aware area-expansion algorithm ﬁnds the X
and Y slack of each layer relative to the footprint and expands
in the direction with more slack. If a particular layer is the bot-
tleneck layer, i.e., it has maximum width and height, then some
of the expansion is shifted to adjacent layers. Allowing blocks
to use decaps in other layers is made possible by effective
distance. The X−Y expansion of each layer is controlled by
α and β parameters, where α and β are the percent expansions
in the X and Y directions. A simple expansion would set α and
β to be equal to each other. In footprint-aware expansion, the X
and Y slack of each layer are deﬁned as Sx = Footprintwidth −
Layerwidth. Then, the equation β/α = Sy/Sx is used to make
the whitespace insertion favor the direction with more slack.
After each iteration, the α and β are increased until the decap
demands are met.
VI. EXPERIMENTAL RESULTS
Our power-supply noise-aware ﬂoorplanner and generalized
network-ﬂow-based decap allocator were implemented in C++.
The experiments were run on Pentium IV 2.4-GHz systems
running Linux. The power/ground networks were modeled as
uniformmeshes.Thepower pinswereplaced atthefourcorners
of each layer of the power-supply network. The error bound for
the algorithm used to solve generalized network ﬂow   was set
to 0.3 for the experiments.2030 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 26, NO. 11, NOVEMBER 2007
TABLE I
COMPARISON TO AN EXISTING WORK [1]. THE RATIO VALUES ARE BASED ON THE POSTDECAP-INSERTION METHOD IN [1]
TABLE II
IMPACT OF EFFECTIVE DECAP DISTANCE.W E REPORT EXTRA DECAP
AREA NECESSARY TO SATISFY THE NOISE CONSTRAINT
A. Comparison to Existing Work
To verify our ﬂoorplanner and noise analyzer, we performed
2-D ﬂoorplanning on the Microelectronics Center of North
Carolina (MCNC) benchmarks using the 0.25-µm technology
parameters, as in [1]. The MCNC blocks were assigned random
current densities between 106 A/m2 and 2 · 106 A/m2,a si n
[1]. Table I shows the comparison of our 2-D ﬂoorplanning
results to those reported in [1]. As with the case in [1], our
ﬂoorplanner was able to reduce decap budget when noise or
decap aware. The decap values are slightly different than [1],
because the current densities of the blocks are randomly as-
signed. Nevertheless, our decap-aware ﬂoorplanner reduced the
decap relative to our area/wire-length-driven ﬂoorplanner, just
asthenoise-awareﬂoorplannerreducedthedecaprelativetothe
postﬂoorplanner in [1].
B. Effective Distance Results
Due to the small number of blocks in the MCNC bench-
marks, we used Gigascale Systems Research Center (GSRC)
benchmarks for 3-D ﬂoorplanning. The GSRC benchmarks
do not specify the current demands of the blocks, so we
randomly assigned maximum current densities to the blocks
between 106 and 107 A/m2. The values for wire resistance,
inductance, decap capacitance, and decap leakage used for the
3-D ﬂoorplans were taken from the ITRS for the 90-nm tech-
nology node. The 3-D ﬂoorplanning results are based on four-
die stacks.
Table II shows the impact of effective distance on 2-D and
3-D ﬂoorplans. We obtain ﬂoorplans with wire+area objective
TABLE III
PERCENTAGE OF DECAPS ALLOCATED TO ADJACENT VERSUS
NONADJACENT BLOCKS WHEN EFFECTIVE DECAP DISTANCE IS USED.
WE ALSO REPORT THE PERCENTAGE OF DECAPS ALLOCATED TO
BLOCKS IN OTHER DEVICE LAYERS IN THE 3-D FLOORPLANS
and insert decaps as a postprocess. For both 2-D and 3-D ﬂoor-
plans, effective distance reduces the amount of area expansion
required to insert sufﬁcient decap to suppress power-supply
noise, which is set to 10% of Vdd. The improvement in area
expansion from effective distance is quite small at 3% for 2-D
ﬂoorplans. For 3-D ﬂoorplans, the need for area expansion was
almost completely eliminated by effective distance.
Table III shows the percentage of decaps allocated to adja-
cent and nonadjacent blocks when effective decap distance is
used. Only 2.5% of the decaps are allocated to nonadjacent
blocks in the 2-D ﬂoorplans. This is why effective distance
did not reduce the area expansion by very much for the 2-D
ﬂoorplans. For the 3-D ﬂoorplans, the effect is much larger,
with a majority of the decaps allocated to nonadjacent blocks.
Most of the nonadjacent decap allocations were between de-
caps and blocks in different layers. This interlayer decap al-
location is why effective distance is so much more effective
at reducing area expansion for 3-D ﬂoorplans than for 2-D
ﬂoorplans.
C. 2-D and 3-D Floorplanning Results
Table IV compares area- and wire-length-driven ﬂoorplan-
ning to decap-driven ﬂoorplanning for 2-D and 3-D chips. Only
thin oxide decaps are used in this experiment. We observe that,
in both the 2-D and 3-D cases, the decap-driven ﬂoorplanner
was able to reduce the decap at the expense of area and wire
length. The reduction in decap for the 3-D ﬂoorplans is greater
than the reduction for 2-D ﬂoorplans. This is due to the larger
solution space for 3-D ﬂoorplans.WONG et al.: DECOUPLING-CAPACITOR PLANNING AND SIZING FOR NOISE AND LEAKAGE REDUCTION 2031
TABLE IV
AREA/WIRE-LENGTH-DRIVEN AND DECAP-DRIVEN FLOORPLANNING RESULTS.E FFECTIVE DECAP DISTANCE IS USED
Fig.13. Decap insertionwith dualoxidethicknesses forn100.Effectivedecap
distance and footprint-aware whitespace insertion are used. The area before
decap insertion is 56925.
D. Decap Oxide Thickness Results
The generalized min-cost network-ﬂow-based decap alloca-
tor is able to trade increased area for decreased decap leakage.
The proportion of thin and thick oxide decaps were controlled
by adjusting the cost of leakage. When the cost of leakage is
zero, the decap allocator ignores leakage and assigns all decaps
asthinoxide,minimizingareaexpansion.Asthecostofleakage
is raised, the decap allocator will increase the proportion of
thick oxide decaps. Fig. 13 shows the effect that different oxide
thickness proportions had on area and decap leakage, where
the proportion of thin and thick oxide decaps were varied for
the n100 benchmark by adjusting the leakage cost. Only using
thin oxide decaps minimized the area expansion but had high
decap leakage. As more thick oxide decaps were used, the
leakage decreased, but the area expansion increased. Using all
thick oxide decaps resulted in the greatest area expansion but
decreased the decap leakage to approximately one ﬁfth of the
thin oxide leakage.
Table V shows the impact of dual-oxide-thickness decaps
for 2-D and 3-D ﬂoorplans. With dual-oxide-thickness decaps,
the generalized min-cost network-ﬂow-based decap allocator
was able to reduce the decap leakage of all circuits to 5 A
or less. The ﬂow-based decap allocator minimizes the area
expansion by using as many thin oxide decaps as possible
without violating the leakage constraint. The decap allocator
assigned some thick oxide decaps to the smaller circuits even
thoughtheleakagewasalreadybelowtheconstraint.Thisisdue
to the approximation algorithm used to solve the generalized
min-cost network ﬂow.
E. Impact of Flow Approximation
Table VI shows the effect that, varying the error bound,   has
on the decap allocation. The error bound allows for a tradeoff
betweenruntimeandsolutionqualityintermsofarea.Reducing
  f r o m0 . 5 0t o0 . 4 0r e s u l t e di na na r e as a v i n g sf o rﬁ v eo ft h e
nine circuits, while increasing the runtime by 3.5%. Reducing  
to 0.3 resulted in additional area savings for the n100 and n100b
circuits, at a cost of a 9% increase in runtime. Decreasing   for
area savings has diminishing returns. For example, decreasing
  from 0.30 to 0.20 resulted in negligible area reductions for the
n100 and n100b circuits, with no area reductions in the other
seven circuits.2032 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 26, NO. 11, NOVEMBER 2007
TABLE V
FLOORPLANNING WITH DUAL-OXIDE-THICKNESS DECAPS.E FFECTIVE DECAP DISTANCE IS USED
TABLE VI
IMPACT OF ERROR-BOUND   ON THE DECAP-ASSIGNMENT RESULTS.W E REPORT THE FINAL AREA AND THE RUNTIME
TABLE VII
3-D DECAP RESULTS FOR DIFFERENT POWER-PIN CONFIGURATIONS
F. Different Power-Pin Conﬁgurations
Table VII shows decap results for two different power-pin
conﬁgurations: 16 pins along the boundary and 64 pins in an
8 × 8 grid. The conﬁguration with 36 power pins has a
much lower decap than the conﬁguration with 16 power
pins. The lower decap also reduces the decap leakage. The
36-pin conﬁguration has also a much faster decap-allocation
step because fewer blocks need decap, which reduces the size
of the generalized network-ﬂow graph.WONG et al.: DECOUPLING-CAPACITOR PLANNING AND SIZING FOR NOISE AND LEAKAGE REDUCTION 2033
Fig. 14. Two-dimensional ﬂoorplan of n50. Blocks are shown in red. Lighter
blocks need less decap and darker blocks need more decap.
Fig. 15. Decap allocation for 2-D ﬂoorplan of n50. Whitespaces are shown in
blue. Whitespaces with more thin oxide decaps are lighter. Whitespaces with
more thick oxide decaps are darker.
G. Floorplan Examples
Fig. 14 shows a 2-D ﬂoorplan of n50. The darker blocks
have higher decap demands. Fig. 15 shows the decap allocation
for the 2-D ﬂoorplan. Whitespaces with higher proportions of
thick oxide decaps are darker. The top half of the ﬂoorplan
has more blocks with high decap demand so more thin oxide
decaps are allocated there, since they provide more decap per
unit area. The bottom half of the ﬂoorplan uses more thick
oxide decaps because the blocks near the bottom require less
decap. Fig. 16 shows a 3-D ﬂoorplan of n50, and Fig. 17
shows its decap allocation. The whitespaces on the left sides
of the four layers have more thin oxide decaps allocated to
Fig. 16. Three-dimensional ﬂoorplan of n50. Blocks are shown in red. Lighter
blocks need less decap and darker blocks need more decap.
Fig. 17. Decap allocation for 3-D ﬂoorplan of n50. Whitespaces are shown in
blue. Whitespaces with more thin oxide decaps are lighter. Whitespaces with
more thick oxide decaps are darker.
them because there is less whitespace area available for decap
allocation than there is on the right sides.
VII. CONCLUSION
We presented the effective distance model to analyze how
functional blocks are affected by nonneighboring decaps. A
generalized network-ﬂow-based decap allocation and sizing
algorithm incorporated dual-oxide-thickness decaps to reduce
leakage. Our algorithm signiﬁcantly reduced decap budget and
leakage power with a small increase in area and wire length
when integrated into the 2-D and 3-D ﬂoorplanner. Future
work includes adapting whitespace-redistribution techniques to
further reduce the area expansion required for decap insertion.2034 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 26, NO. 11, NOVEMBER 2007
REFERENCES
[1] S. Zhao, C. Koh, and K. Roy, “Decoupling capacitance allocation and
its application to power supply noise aware ﬂoorplanning,” IEEE Trans.
Comput.-Aided Design Integr. Circuits Syst., vol. 21, no. 1, pp. 81–92,
Jan. 2002.
[2] J. Fu, Z. Lou, X. Hong, Y. Cai, S. X.-D. Tan, and Z. Pan, “VLSI on-chip
power/ground network optimization considering decap leakage currents,”
in Proc. Asia South Paciﬁc Des. Autom. Conf., 2005, pp. 735–738.
[3] H. H. Chen, J. S. Neely, M. F. Wang, and G. Co, “On-chip decoupling
capacitor optimization for noise and leakage reduction,” in Proc. IEEE
Symp. Integr. Circuits Syst. Des., 2003, pp. 251–255.
[4] H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, “Rectangle packing
based module placement,” in Proc. IEEE Int. Conf. Comput.-Aided Des.,
1995, pp. 472–479.
[5] H. Chen, L. Huang, I. Liu, and M. Wong, “Simultaneous power
supply planning and noise avoidance in ﬂoorplan design,” IEEE Trans.
Comput.-Aided Design Integr. Circuits Syst., vol. 24, no. 4, pp. 578–587,
Apr. 2005.
[6] H. Su, S. Sapatnekar, and S. R. Nassif, “An algorithm for optimal decou-
pling capacitor sizing and placement for standard cell layouts,” in Proc.
Int. Symp. Phys. Des., 2002, pp. 68–73.
[7] J. Choi, S. Chun, N. Na, M. Swaminathan, and L. Smith, “A methodology
for the placement and optimization of decoupling capacitors for gigahertz
systems,” in P r o c .V L S ID e s .S y m p . , 2000, pp. 156–161.
[8] H. Chen, L. Huang, I. Liu, M. Lai, and D. Wong, “Floorplanning with
power supply noise avoidance,” in Proc. Asia South Paciﬁc Des. Autom.
Conf., 2003, pp. 427–430.
[9] I. Hattori, A. Kamo, T. Watanabe, and H. Asai, “Optimal placement of
decoupling capacitors on PCB using Poynting vectors obtained by FDTD
method,” in Proc. IEEE Int. Symp. Circuits Syst., 2002, pp. V-29–V-32.
[10] S. Zhou, S. Dong, X. Wu, and X. Hong, “Integrated ﬂoorplanning and
power supply planning,” in Proc. Int. Conf. ASIC, 2001, pp. 194–197.
[11] I. Liu, H.-M. Chen, T.-L. Chou, A. Aziz, and D. Wong, “Integrated power
supply planning and ﬂoorplanning,” in Proc. Asia South Paciﬁc Des.
Autom. Conf., 2001, pp. 589–594.
[12] P. Shiu, R. Ravichandran, S. Easwar, and S. K. Lim, “Multi-layer ﬂoor-
planning for reliable system-on-package,” in Proc. IEEE Int. Symp.
Circuits Syst., 2004, pp. V-69–V-72.
[13] R. Ravichandran, J. Minz, M. Pathak, S. Easwar, and S. K. Lim, “Phys-
ical layout automation for system-on-packages,” in Proc. IEEE Electron.
Compon. Technol. Conf., 2004, pp. 41–48.
[14] J. Cong, J. Wei, and Y. Zhang, “A thermal-driven ﬂoorplanning algo-
rithm for 3-D ICs,” in Proc. IEEE Int. Conf. Comput.-Aided Des., 2004,
pp. 306–313.
[15] X. Tang, R. Tian, and M. Wong, “Optimal redistribution of white space
for wire length minimization,” in Proc. Asia South Paciﬁc Des. Autom.
Conf., 2005, pp. 412–417.
[16] S. Chen, X. Hong, S. Dong, Y. Ma, and C. Cheng, “Floorplanning with
consideration of white space resource distribution for repeater planning,”
in Proc. Int. Symp. Quality Electron. Des., 2005, pp. 628–633.
[17] N. Garg and J. Konemann, “Faster and simpler algorithms for multicom-
modity ﬂow and other fractional packing problems,” in Proc. IEEE Symp.
Foundations Comput. Sci., 1998, pp. 300–309.
[18] K. D. Wayne and L. Fleischer, “Faster approximation algorithms for
generalized ﬂow,” in Proc. ACM/SIAM Symp. Discrete Algorithms, 1999,
pp. 981–982.
[19] C. W. Eichelberger, “Three-dimensional multichip module system,”
U.S. Patent 5 111 278, May 5, 1992.
[20] G. Roos, B. Hoefﬂinger, M. Schubert, and R. Zingg, “Manufacturabil-
ity of 3-D-epitaxial-lateral-overgrowth CMOS circuits with three stacked
channels,” Microelectron. Eng., vol. 15, no. 1–4, pp. 191–194, Oct. 1991.
[21] V. Subramanian, P. Dankoski, L. Degertekin, B. Khuri-Yakub, and
K. Saraswat, “Controlled two-step solid-phase crystallization for high-
performance polysilicon TFTs,” IEEE Electron Device Lett., vol. 18,
no. 8, pp. 378–381, Aug. 1997.
[22] A.Fan,A.Rahman,andR.Reif,“Copperwaferbonding,”inElectrochem.
Solid-State Lett., vol. 2, 1999, pp. 534–536.
Eric Wong (S’05) received the B.S. degree in elec-
trical engineering from the State University of New
York, Binghamton, in 2004 and the M.S. degree in
electrical and computer engineering from Georgia
Institute of Technology, Atlanta, in 2006.
He is currently a Software Engineer with Univer-
sal Avionics Systems Corporation, Tucson, AZ.
Jacob Rajkumar Minz (S’05) received the B.Tech.
degree in computer science and engineering from
the Indian Institute of Technology (IIT), Kharagpur,
India, in 2001 and the Ph.D. degree in electrical
and computer engineering from Georgia Institute of
Technology, Atlanta, in 2006.
He was with the Advanced VLSI Design Labora-
tory, IIT, for a year, where he was involved in the
designofdigitalchips.HeiscurrentlywithSynopsys
Corporation,Sunnyvale,CA. His areas of interest are
in physical-design automation, logic synthesis, and
algorithms for electronic computer-aided design.
Sung Kyu Lim (S’94–M’00–SM’05) received the
B.S., M.S., and Ph.D. degrees from the Computer
Science Department, University of California at Los
Angeles (UCLA), Los Angeles, in 1994, 1997, and
2000, respectively.
From 2000 to 2001, he was a Postdoctoral Scholar
with UCLA and a Senior Engineer with Aplus
Design Technologies, Inc. In 2001, he was with
the School of Electrical and Computer Engineering,
Georgia Institute of Technology, Atlanta, where he is
currently an Associate Professor. His research focus
is on the physical-design automation for 3-D circuits, 3-D system-on-packages,
microarchitectural physical planning, and ﬁeld-programmable analog arrays.
Dr. Lim was the recipient of the Design Automation Conference Graduate
Scholarship in 2003 and the National Science Foundation Faculty Early Career
Development (CAREER) Award in 2006. He was the recipient of the Outstand-
ing Junior Faculty Member Award from the School of Electrical and Computer
Engineering, Georgia Institute of Technology, in 2007. He has been on the
Advisory Board of the Association for Computing Machinery (ACM) Special
Interest Group on Design Automation since 2003. He is an Associate Editor of
the IEEE TRANSACTIONS ON VERY LARGE-SCALE INTEGRATION (VLSI)
SYSTEMS and served as a Guest Editor for the ACM TRANSACTIONS ON
DESIGNAUTOMATION OFELECTRONICSYSTEMS.Hewas with theTechnical
Program Committee of several ACM and IEEE conferences on electronic-
design automation.